Abstract--In this paper the problem of fault detection in easily testable programmable logic arrays (PLA's) is discussed. The easily testable PLA's will be designed by adding extra logic. These augmented PLA's have the following features: 1) for a PLA with n inputs and m columns (product terms), there exists a "universal" test set such that the test patterns and responses do not depend on the function of the PLA, but depend only on the size of the PLA (the values IZ and m); 2) the number of tests is of order n + m. For the aug,mented PLA's, universal test sets to detect faults in PLA's are presented. The types of faults considered here are single and multiple stuck faults and crosspoint faults in PLA's. Fault location and repair of PLA's are also considered.
I. INTRODUCTION
W TTH the increasing circuit density in a single largescale integrated (LSI) circuit chip, the difficulty of testing the circuits is becoming apparent. In order to overcome this problem, methods have been suggested in which test points and additional logic are used for the purpose of easing the test generation problem [ 1 ] - [6] . Designing easily testable circuits, one should pay attention to the following features: 1) the cost of generating test patterns is low, that is, the computation time for test generation is short; and 2) the cost of testing the circuits is low, that is, the length of test sequence is short.
This paper is concerned with the problem of fault detection and 1ocatiQn in the easily testable programmable logic arrays (PLA's) which have the above mentioned features. The PLA, which is conceptually a two-level AND-OR, is attractive in LSI due to its memory-like array structure. A method is presented to augment PLA's by adding extra logic so that the augmented PLA's have the following easily testable features: 1) for a PLA with n inputs and m columns (product terms), there exists a "universal" test set such that the test patterns and responses do not depend on the function of the PLA, but depend only on the size of the PLA (the values n and m); 2) the number of tests is of order n + m. Since the augmented PLA's have the universal test set, the test generation of PLA's is no more necessary, and the cost of test generation is considerably reduced to almost zero. The augmented PLA's introduced in this paper are similar to the PLA which was independently obtained by H. Fujiwara is with the Department of Electronic Engineering, Osaka University, Osaka, Japan.
K. Kinoshita is with the Department of Information and Behavioral Sciences, Hiroshima University, Hiroshima, Japan. Hong and Ostapko [3] . However, since the augmented PLA's considered in this paper need less additional hardware than [3] and also since no test sequence for multiple faults appears in [3] , we will present universal test sequence for single and multiple faults in the PLA's. First, single-stuck faults and single crosspoint faults are considered, and the universal test sets to detect these faults in PLA's are presented. Then the type of faults are extended to multiple faults. Fault location and repair of PLA's are also considered where the faults are assumed to be multiple crosspoint faults.
II. PROGRAMMABLELOGICARRAYS
A programmable logic array (PLA) consists of three main parts. These are the decoders, the AND, and the OR arrays. The decoders are usually implemented by single-bit decoders or double-bit decoders, as shown in Figs. 1 and 2 . Both the AND array and the OR array are used to implement multioutput combinational logic with sum-of-products forms. Fig. 3 shows an example of a 4-input, 2-output PLA with single-bit decoders, which realizes two functions in the following:
-- Fig. 4 shows another realization using a PLA with double-bit decoders.
In the following Sections III and IV, we present a method to augment PLA's with single-bit decoders or double-bit decoders by adding extra logic so that the augmented PLA's are easily testable PLA's with short "universal" test sequences. The types of faults considered in Sections III and IV are single faults in the PLA which are the stuck faults and the crosspoint faults. A crosspoint fault in a PLA is a fault such that the presence (absence) of a contact between a row and column of the PLA becomes the absence (presence) of the contact.
III. AUGMENTED PLA's WITH SINGLE-BITDECODERS
In order to design an easily testable PLA with single-bit decoders, we augment a given PLA by adding extra logic, that is, a shift register, two cascades of EOR'S (EXCLUSIVE-OR'S), and one column and one row to AND and OR arrays, respectively, as shown in Fig. 5 . The connections of the added column in the AND array is arranged so that each row of the AND array has an odd number of connections. Similarly, the connections of the added row in the OR array is arranged so that each column has an odd nu.mber of connections. In the augmented PLA each column (product term) bi is ANDed by each variable Sj of the shift register as follows:
where pi is a product term generated by the ith column of the AND array without the shift register and rn is the number of columns. Fig. 5 shows a PLA augmented from the PLA shown in Fig. 3 . The augmented PLA has the following properties.
1) The shift register can be used to select an arbitrary column of the AND array by setting 1 to the selected column and 0 to all other columns. [See Fig. 6(a).] 2) The augmented decoders with control inputs yt and y2 can be used to sensitize an arbitrary row of the AND 3) The cascade of EOR'S below the OR array can be used as a parity checker to detect single errors in the sensitized row of the AND array. [See Fig. 6 
(c).]
4) The cascade of EOR'S on the left of the OR array can be used as a parity checker to detect single errors in the sensitized column of the OR array. [See Fig. 6 
(d).]
Utilizing the above properties of the augmented PLA we can present a universal test set to detect single faults in the following:
1) stuck faults on the input or output lines of gates within the decoders, the AND array, and the OR array, 2) crosspoint faults in the AND and OR arrays. Table 1 shows the test set A,,, to detect the above types of faults, where n is the number of inputs, m is the number of columns in the AND array, and Proo$ When we apply test inputs I~j and Iij, the jth column is set to 1 and other columns are all set to 0. Therefore, both Z!j and Iij can detect any crosspoint fault on the jth column of the OR array by observing the output 22, and a stuck-at-0 fault on the jth column, stuck-at-l faults on the other columns, and stuck-at-0 faults on the rows of the AND array by observing the output Z 1. Any stuck fault on the row of the OR array can be detected by some IQ and I& (1 5 j I mh By applying test Zti (Ii;), the (2i -1)th (2ith) row of the AND array is set to 0 and other rows are all set to 1. Therefore, test ZL (Iii) can detect all ,crosspoint faults and a stuck-at-1 fault on the 2i-lth (2ith) row in the AND. array by observing the output ZI.
Tests '$9 Zij 0' = 1,2, * . ., m) and II, 1ii (i = 1,2,. . ., n) can also detect all stuck faults in the decoders. The stuck-at-0 faults on the.input lines of OR gates can be detected by IQ and lij(j = 1,2;*., m). The stuck-at-1 faults on the input lines of OR gates can be detected by ZI and Zli (i = 1, 2, . . ., n). The stuck-at-0 faults on the input lines xi (i = 1,2, . . a, n), y 1, and ~2 can be detected by I~j and I~j 0' = 1,2, . . ., m). The stuckat-l faults on the input lines Xi (i = 1,2,. . ., n), yi, and y2 can be detected by Zti and Zii(i = 1,2, . . ., n).
Q.E.D. Next, we will show that the test set A,,, can also detect any multiple stuck fault in the EXCLUSIVE-OR cascades under the fault assumption that permits only stuck-type faults.on the external input and output lines of EOR gates, that is, no fault within EOR gates is considered.
We have the following lemma. Similar results appear in the shift register, as well as all single stuck and crosspoint faults in the PLA. The length of the test sequence is 2n + 3m. Now we have presented the test set and the test sequence for the augmented PLA's. Both the test set A,,, and the test sequence a,,, have the following advantages of easy testability. The test set A,,, does not depend on the connection pattern of the PLA, but depends only on the values n and m, that is, the test patterns and responses are uniquely determined only by the size of the PLA. Therefore, the test set A,,, is "universal." We can also see that the test sequence a,,, is universal. Hence, the test generation of the augmented PLA's is not more necessary. Moreover, the universal test sequence is a very short test sequence whose length is 2n + 3m. In this way we can see that the augmented PLA's are very easily testable PLA's having a universal test sequence.
Therefore, we can uniquely determine the values ai's, and thus distinguish whether Ze equals to the fault-free linear function or not.
Q.E.D. In Lemma 1 k + 1 tests to, t 1, . . ., rk can easily be extended to k linearly independent vectors plus zero vector. Then we have the following lemma.
Lemma 2: If k input vectors are linearly independent, then these k vectors plus zero vector are sufficient to detect any multiple stuck fault on the external lines of EOR gates in a k-input EXCLUSIVE-OR cascade.
Let M,,, be an augmented PLA, and let Ct and C2 be the cascades of EOR'S having the output Zt and Z2, respectively, in the augmented PLA shown in Note that if the column rank of matrix MOR is not equal to the number of inputs of the cascade C2 although it hardly occurs, then it is not guaranteed that all multiple stuck faults in the cascade Cz can be detected by the tests mentioned above. To overcome this problem, it might be necessary to add extra OR array so that the rank of MOR is equal to the number of inputs of the EXCLUSIVE-OR cascade CZ. Note also that we permit only stuck-type faults on the external input and output lines of EOR gates. However, by adding extra array it is possible to generate all test patterns for the cascade Ct and Cz. This technique was reported by Hong and Ostapko [3] .
Using the test set A,,,, we can construct a test sequence for the augmented PLA's as follows: The PLA's with double-bit decoders can be similarly augmented by adding extra logic, that is, a shift register, two cascades of EOR'S, and one column and one row to the AND and OR arrays, respectively, as shown in Fig. 7 . Fig. 7 shows a PLA augmented from the PLA shown in Fig. 4 . The augmented double-bit decoders have four control inputs yt, ~2, ~3, and ~4, as shown in Fig. 7 .
For the augmented PLA with double-bit decoders, we can similarly construct a universal test set B,,,, as shown in Table  11 , and the following theorem holds.
Theorem 3: Let N,,, be an augmented PLA with doublebit decoders which has n inputs and m columns in the AND -array. For any N,,,, the test set B,,, can detect all single stuck and crosspoint faults in the decoders, the AND array, and the OR array.
Theorem 4: B,,, can detect all multiple stuck faults in the cascade Ct. If the column rank of MOn is equal to the number of rows in the OR array, then all multiple stuck faults in the cascade C2 can also be detected by B,,,.
Using the test set B,,,, we can construct the universal test So far we have,discussed the single fault detection problem for the augmented'PLA's. In this section we extend the single fault model to the types of multiple faults in the following, and present the universal test set for them. Note that no more than one of the following multiple faults occurs simultaneously.
1) Multiple stuck faults on the primary outputs Xi (i = 1, 2, . . ., n).
2) Multiple stuck faults on the control inputs yi (i = 1, 2, 3,4).
3) Multiple stuck faults on the rows in the AND array. 4) Multiple stuck faults on the columns in the AND and OR airays.
5) Multiple stuck faults on the rows in the OR array. 6) Multiple stuck faults on the input and output lines of the EOR cascade C,.
. 1031 7) Multiple stuck faults on the input and output lines of the EOR cascade C2 provided that the column rank of MC)R is equal to the number of rows in OR array.
8) Odd number of crosspoint faults on the columns of the OR array.
9) Odd number of crosspoint faults on the rows of the AND array.
For the class of the above mentioned multiple faults, we can show that the test sets A,,, and B,,, are also universal test sets for the augmented PLA's with single-bit decoders and dou-' ble-bit decoders, respectively. Now, the cascade of EOR'S in the PLA is used as a parity checker to detect odd number of errors on the rows and columns of the AND and OR arrays, respectively. In the same way this approach can be extended to other multiple fault model by applying error detecting codes such as linear codes [lo] , where the augmented PLA's will be designed to have more than two cascades of EOR'S.
VI. FAULTLOCATIONANDREPAIR
In this section we consider the fault detection and repair of the augmented PLA's. For the augmented PLA's there exists a universal test sequence of fault location. The types of faults considered here are the multiple crosspoint faults in the AND and/or OR arrays.
Fault location test can be performed by identifying the configuration of the AND and OR arrays, that is, whether there exists a link between each row i and column j of the arrays. By applying the test pattern shown in Fig. 8 , we can identify whether there exists a link or contact between row i and column j and the AND array. If the value of output Z, is 0 (l), then there exists a link (correspondingly, no link) at the (ij)th position of the AND array.
For the OR array, the test pattern shown in Fig. 9 can detect the presence or absence of a link between row i and column j of the OR array. If the value of output f;: is l(O), then there exists a link (no link) at the (ij)th position of the OR array. Note that the last row of the OR array does not have a direct output, however it is observable from the additional output z2.
Using these test patterns, we can completely determine the configuration of the AND and OR arrays. Therefore, all the multiple crosspoint faults can be found by observing the responses. The number of tests for the AND array is 2nm, and the number of tests for the OR array is m. Hence, the total length of the fault location test sequence for the augmented PLA's is 2nm + m. Now after the fault location test the faulty PLA can be repaired as follows. For a field programmable logic array (FPLA), it is known that an arbitrary product term can be both logically and physically deleted and a new product term can be generated by using spare columns of the PLA, and thus the faulty PLA can be repaired using spare rows and/or columns [ 111. If the PLA is a mask programmable logic array (MPLA), it is difficult to repair the PLA for itself. In this case we can repair the faulty PLA by using the well-known memory patch technique. This is a.method to recover the function of the faulty MPLA by switching it to a spare FPLA when some errors occur.
VII. CONCLUSION
In this paper we have introduced a design of easily testable PLA's by adding extra logic and presented universal test sequences for them. These augmented-PLA's have the very short universal test sequences such that the test patterns and responses are uniquely determined only by the size of the PLA's independently of the function of them. The length of the universal test sequences to detect single and multiple faults is of order 12 + m, and the length of the universal test sequences to locate multiple faults is of order nm, where n is the number of inputs and m is the number of columns of the AND array.
The augmented PLA in this paper, however, has a weak point such that there exisf'some stuck faults inside of EX- CLUSIVE-OR gates which cannot be detected by the universal tests. This problem can'be resolved by adding extra OR array such as Hong and Ostapko [3] to generate the test patterns for such faults.
Although we have not considered PLA's with flip-flops in this paper, we can augment them to have the universal test sets. This can be done by applying a scan-in and scan-out technique such as.LSSD [5] , [6] .
